12a1f914f4
* update github.com/alecthomas/chroma v0.8.0 -> v0.8.1 * github.com/blevesearch/bleve v1.0.10 -> v1.0.12 * editorconfig-core-go v2.1.1 -> v2.3.7 * github.com/gliderlabs/ssh v0.2.2 -> v0.3.1 * migrate editorconfig.ParseBytes to Parse * github.com/shurcooL/vfsgen to 0d455de96546 * github.com/go-git/go-git/v5 v5.1.0 -> v5.2.0 * github.com/google/uuid v1.1.1 -> v1.1.2 * github.com/huandu/xstrings v1.3.0 -> v1.3.2 * github.com/klauspost/compress v1.10.11 -> v1.11.1 * github.com/markbates/goth v1.61.2 -> v1.65.0 * github.com/mattn/go-sqlite3 v1.14.0 -> v1.14.4 * github.com/mholt/archiver v3.3.0 -> v3.3.2 * github.com/microcosm-cc/bluemonday 4f7140c49acb -> v1.0.4 * github.com/minio/minio-go v7.0.4 -> v7.0.5 * github.com/olivere/elastic v7.0.9 -> v7.0.20 * github.com/urfave/cli v1.20.0 -> v1.22.4 * github.com/prometheus/client_golang v1.1.0 -> v1.8.0 * github.com/xanzy/go-gitlab v0.37.0 -> v0.38.1 * mvdan.cc/xurls v2.1.0 -> v2.2.0 Co-authored-by: Lauris BH <lauris@nix.lv>
173 lines
3.6 KiB
Go
Vendored
173 lines
3.6 KiB
Go
Vendored
// Copyright 2019 The Go Authors. All rights reserved.
|
|
// Use of this source code is governed by a BSD-style
|
|
// license that can be found in the LICENSE file.
|
|
|
|
package cpu
|
|
|
|
import "runtime"
|
|
|
|
const cacheLineSize = 64
|
|
|
|
func initOptions() {
|
|
options = []option{
|
|
{Name: "fp", Feature: &ARM64.HasFP},
|
|
{Name: "asimd", Feature: &ARM64.HasASIMD},
|
|
{Name: "evstrm", Feature: &ARM64.HasEVTSTRM},
|
|
{Name: "aes", Feature: &ARM64.HasAES},
|
|
{Name: "fphp", Feature: &ARM64.HasFPHP},
|
|
{Name: "jscvt", Feature: &ARM64.HasJSCVT},
|
|
{Name: "lrcpc", Feature: &ARM64.HasLRCPC},
|
|
{Name: "pmull", Feature: &ARM64.HasPMULL},
|
|
{Name: "sha1", Feature: &ARM64.HasSHA1},
|
|
{Name: "sha2", Feature: &ARM64.HasSHA2},
|
|
{Name: "sha3", Feature: &ARM64.HasSHA3},
|
|
{Name: "sha512", Feature: &ARM64.HasSHA512},
|
|
{Name: "sm3", Feature: &ARM64.HasSM3},
|
|
{Name: "sm4", Feature: &ARM64.HasSM4},
|
|
{Name: "sve", Feature: &ARM64.HasSVE},
|
|
{Name: "crc32", Feature: &ARM64.HasCRC32},
|
|
{Name: "atomics", Feature: &ARM64.HasATOMICS},
|
|
{Name: "asimdhp", Feature: &ARM64.HasASIMDHP},
|
|
{Name: "cpuid", Feature: &ARM64.HasCPUID},
|
|
{Name: "asimrdm", Feature: &ARM64.HasASIMDRDM},
|
|
{Name: "fcma", Feature: &ARM64.HasFCMA},
|
|
{Name: "dcpop", Feature: &ARM64.HasDCPOP},
|
|
{Name: "asimddp", Feature: &ARM64.HasASIMDDP},
|
|
{Name: "asimdfhm", Feature: &ARM64.HasASIMDFHM},
|
|
}
|
|
}
|
|
|
|
func archInit() {
|
|
switch runtime.GOOS {
|
|
case "android", "darwin", "ios", "netbsd":
|
|
// Android and iOS don't seem to allow reading these registers.
|
|
//
|
|
// NetBSD:
|
|
// ID_AA64ISAR0_EL1 is a privileged register and cannot be read from EL0.
|
|
// It can be read via sysctl(3). Example for future implementers:
|
|
// https://nxr.netbsd.org/xref/src/usr.sbin/cpuctl/arch/aarch64.c
|
|
//
|
|
// Fake the minimal features expected by
|
|
// TestARM64minimalFeatures.
|
|
ARM64.HasASIMD = true
|
|
ARM64.HasFP = true
|
|
case "linux":
|
|
doinit()
|
|
default:
|
|
readARM64Registers()
|
|
}
|
|
}
|
|
|
|
func readARM64Registers() {
|
|
Initialized = true
|
|
|
|
// ID_AA64ISAR0_EL1
|
|
isar0 := getisar0()
|
|
|
|
switch extractBits(isar0, 4, 7) {
|
|
case 1:
|
|
ARM64.HasAES = true
|
|
case 2:
|
|
ARM64.HasAES = true
|
|
ARM64.HasPMULL = true
|
|
}
|
|
|
|
switch extractBits(isar0, 8, 11) {
|
|
case 1:
|
|
ARM64.HasSHA1 = true
|
|
}
|
|
|
|
switch extractBits(isar0, 12, 15) {
|
|
case 1:
|
|
ARM64.HasSHA2 = true
|
|
case 2:
|
|
ARM64.HasSHA2 = true
|
|
ARM64.HasSHA512 = true
|
|
}
|
|
|
|
switch extractBits(isar0, 16, 19) {
|
|
case 1:
|
|
ARM64.HasCRC32 = true
|
|
}
|
|
|
|
switch extractBits(isar0, 20, 23) {
|
|
case 2:
|
|
ARM64.HasATOMICS = true
|
|
}
|
|
|
|
switch extractBits(isar0, 28, 31) {
|
|
case 1:
|
|
ARM64.HasASIMDRDM = true
|
|
}
|
|
|
|
switch extractBits(isar0, 32, 35) {
|
|
case 1:
|
|
ARM64.HasSHA3 = true
|
|
}
|
|
|
|
switch extractBits(isar0, 36, 39) {
|
|
case 1:
|
|
ARM64.HasSM3 = true
|
|
}
|
|
|
|
switch extractBits(isar0, 40, 43) {
|
|
case 1:
|
|
ARM64.HasSM4 = true
|
|
}
|
|
|
|
switch extractBits(isar0, 44, 47) {
|
|
case 1:
|
|
ARM64.HasASIMDDP = true
|
|
}
|
|
|
|
// ID_AA64ISAR1_EL1
|
|
isar1 := getisar1()
|
|
|
|
switch extractBits(isar1, 0, 3) {
|
|
case 1:
|
|
ARM64.HasDCPOP = true
|
|
}
|
|
|
|
switch extractBits(isar1, 12, 15) {
|
|
case 1:
|
|
ARM64.HasJSCVT = true
|
|
}
|
|
|
|
switch extractBits(isar1, 16, 19) {
|
|
case 1:
|
|
ARM64.HasFCMA = true
|
|
}
|
|
|
|
switch extractBits(isar1, 20, 23) {
|
|
case 1:
|
|
ARM64.HasLRCPC = true
|
|
}
|
|
|
|
// ID_AA64PFR0_EL1
|
|
pfr0 := getpfr0()
|
|
|
|
switch extractBits(pfr0, 16, 19) {
|
|
case 0:
|
|
ARM64.HasFP = true
|
|
case 1:
|
|
ARM64.HasFP = true
|
|
ARM64.HasFPHP = true
|
|
}
|
|
|
|
switch extractBits(pfr0, 20, 23) {
|
|
case 0:
|
|
ARM64.HasASIMD = true
|
|
case 1:
|
|
ARM64.HasASIMD = true
|
|
ARM64.HasASIMDHP = true
|
|
}
|
|
|
|
switch extractBits(pfr0, 32, 35) {
|
|
case 1:
|
|
ARM64.HasSVE = true
|
|
}
|
|
}
|
|
|
|
func extractBits(data uint64, start, end uint) uint {
|
|
return (uint)(data>>start) & ((1 << (end - start + 1)) - 1)
|
|
}
|